c mazure - SOITEC, Parc technologique des Fontaines

基本信息

浏览量：6

职业迁徙

个人简介

暂无内容

研究兴趣

论文共 71 篇作者统计合作学者相似作者

按年份排序按引用量排序主题筛选期刊级别筛选合作者筛选合作机构筛选

Ω-Gate Nanowire P-FET with Csige Channel Epitaxied on Strained-SOI Substrates

P. Nguyen,S. Barraud,M. Casse, J. Pelloux-Prayerc,C. Tabone,J-M Hartmann,C. Arvet,N. Bernier,L. Hutin,L. Ecarnot, B-Y Nguyen,C. Maleville,C. Mazure,O. Faynot,M. Vinet

Meeting abstracts/Meeting abstracts (Electrochemical Society CD-ROM)no. 30 (2016): 1963-1963

引用0浏览0引用

High Mobility W-Gate Nanowire P-FET on Csgoi Substrates Obtained by Ge Enrichment Technique

2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S) (2014)

引用7浏览0EIWOS引用

Matching Behavior of Analog Fdsoi N-Mos-Transistors under Large Backgate Voltage Swing Operating Conditions

R. Thewes, G. Enders,F. Hofmann,W. Hoenlein, J. Vollrath, R. Ferrant,P. Flatresse,B. Pelloux-Prayer,F. Allain,G. Reimbold,C. Mazure

2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) (2013)

引用24浏览0EIWOS引用

Novel Low Temperature 3D Wafer Stacking Technology for High Density Device Integration

I. Radu,G. Gaudin,W. van den Daele,F. Letertre,C. Mazure,L. Di Cioccio,T. Lacave,F. Mazen,S. Cristoloveanu

Meeting abstracts/Meeting abstracts (Electrochemical Society CD-ROM)（2013）

引用10浏览0EIWOS引用

Smart Cut™ Technology Provides Excellent Layer Uniformity for Fully Depleted CMOS

N. Daval,W. Schwarzenbach, C. Moulin,O. Bonnin,V. Barec,O. Kononchuk,C. Maddalon,T. Robson,B. -Y. Nguyen,C. Mazure,C. Maleville

2013 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA)（2013）

引用0浏览0EIWOS引用

Effective Mobility in Extra-Thin Film and Ultra-Thin BOX SOI Wafers

A. Diab,Cristina Fernández,Luca Pirro, Nicolas Rodriguez,I. Ionica,Akiko Ohata,Y-H. Bae,W. van den Daele,F. Allibert,F. Gámiz,G. Ghibaudo,D. Delprat,C. Mazuré,S. Cristoloveanu

HAL (Le Centre pour la Communication Scientifique Directe) (2013)

引用0浏览0引用

A New Characterization Technique for SOI Wafers: Split C(V) in Pseudo-Mosfet Configuration

A. Diab,C. Fernandez,A. Ohata,N. Rodriguez,I. Ionica,Y. Bae,W. Van den Daele,F. Allibert,F. Gamiz,G. Ghibaudo,C. Mazure,S. Cristoloveanu

Solid-State Electronics（2013）

引用18浏览0引用

10a.1 Advanced Semiconductor on Insulator Substrates for Low Power and High Performance Digital CMOS Applications

B. Nguyen,M. Sadaka,N. Daval,W. Schwarzenbach,C. Aulnette,K. Bourdelle,F. Letertre,C. Maleville,C. Mazure

semanticscholar（2011）

引用0浏览0引用

Ultra-thin SOI for 20nm Node and Beyond

C. Aulnette,W. Schwarzenbach,N. Daval,O. Bonnin,B-Y Nguyen,C. Mazure,C. Maleville,K. Cheng,S. Ponoth,A. Khakifirooz,T. Hook,B. Doris

IEEE 2011 International SOI Conference（2011）

引用1浏览0EIWOS引用

加载更多

作者统计

合作学者

合作机构

D-Core

合作者
学生
导师

暂无相似学者，你可以通过学者研究领域进行搜索筛选

数据免责声明

页面数据均来自互联网公开来源、合作出版商和通过AI技术自动分析结果，我们不对页面数据的有效性、准确性、正确性、可靠性、完整性和及时性做出任何承诺和保证。若有疑问，可以通过电子邮件方式联系我们：report@aminer.cn