基本信息
浏览量:84

个人简介
Shankar Balachandran (S'98) received the B.E. degree in computer science and engineering from University of Madras, Madras, India in 1998. He is currently working toward the Ph.D. degree in electrical engineering at University of Texas at Dallas, Richardson.
From 1998 to 2000, he was a Ph.D. student with the Design Automation Laboratory at the University of Cincinnati. His current research interests include physical design for FPGAs, with emphasis on a priori wirelength, congestion and timing estimation.
研究兴趣
论文共 45 篇作者统计合作学者相似作者
按年份排序按引用量排序主题筛选期刊级别筛选合作者筛选合作机构筛选
时间
引用量
主题
期刊级别
合作者
合作机构
2022 55TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO)pp.1-18, (2022)
Milan Patnaik, R Chidhambaranathan, Chirag Garg,Arnab Roy,V.R. Devanathan,Shankar Balachandran,V. Kamakoti
加载更多
作者统计
#Papers: 45
#Citation: 454
H-Index: 13
G-Index: 19
Sociability: 4
Diversity: 3
Activity: 3
合作学者
合作机构
D-Core
- 合作者
- 学生
- 导师
数据免责声明
页面数据均来自互联网公开来源、合作出版商和通过AI技术自动分析结果,我们不对页面数据的有效性、准确性、正确性、可靠性、完整性和及时性做出任何承诺和保证。若有疑问,可以通过电子邮件方式联系我们:report@aminer.cn