Bit Cell Optimizations and Circuit Techniques for Nanoscale SRAM Design
IEEE Design & Test of Computers（2011）
关键词
SRAM chips,embedded systems,low-power electronics,scaling circuits,SRAM scaling,bit cell optimizations,circuit techniques,embedded memory,low voltages,nanoscale SRAM design,robust operation,six-transistor SRAM cells,SRAM,VCCmin,design and test,high-performance applications,low power,minimum operating voltage
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要