Utilizing Device Stacking for Area Efficient Hardened SOI Flip-Flop Designs
2014 IEEE International Reliability Physics Symposium（2014）
Key words
Soft Errors,Hardened By Design,SOI,CMOS
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined