Impact of Line and Via Resistance on Device Performance at the 5nm Gate All Around Node and Beyond
2018 IEEE International Interconnect Technology Conference (IITC)（2018）
关键词
interconnect,resistance,line edge roughness,performance
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要