Parasitic Capacitance and Resistance Model Development and Optimization of Raised Source/Drain SOI FinFET Structure for Analog Circuit Applications
JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS（2018）
关键词
SOI FinFET,Parasitic Capacitance,Parasitic Resistance,Nanoelectronic Circuits,Leakage Current
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要