CAD Layout Analysis for Defect Inspection in Semiconductor Fabrication
IETE JOURNAL OF RESEARCH（2020）
Key words
ASIC,Design optimization,DFM,IC manufacturing,Pattern defects,Wafer inspection
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined