3D System Integration on 300 Mm Wafer Level: High-aspect-ratio TSVs with Ruthenium Seed Layer by Thermal ALD and Subsequent Copper Electroplating
Microelectronic Engineering(2019)
Key words
3D-integration,Through-silicon via,Copper TSV fill,Atomic layer deposition,Ruthenium seed layer,Tantalum nitride diffusion barrier
AI Read Science
Must-Reading Tree
Example

Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined