FLATS: Filling Logic and Testing Spatially for FPGA Authentication and Tamper Detection
IEEE International Symposium on Hardware Oriented Security and Trust（2019）
Key words
FPGA,3PIPs,watermark,infrared
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined