Generating Single- and Double-Pattern Tests for Multiple CMOS Fault Models in One ATPG Run
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems（2020）
关键词
Circuit faults,Integrated circuit modeling,Logic gates,Test pattern generators,Tools,Fault location,AC faults,ATPG,DC faults,test compaction
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要