Enabling Multiple-Vt Device Scaling for CMOS Technology Beyond 7nm Node

Vincent S. Chang,S. H. Wang, J. H. Lu, W. H. Wu,B. F. Wu,B. C. Hsu, K. C. Kwong,J. Y. Yeh,C. H. Chang,C. H. Chen,C. O. Chui, M. S. Yeh,K. B. Huang,R. Chen,K. S. Chen,S. Y. Wu

2020 IEEE Symposium on VLSI Technology（2020）

引用 8|浏览14

关键词

FinFET,HK engineering,high-k engineering,GAA nanosheet transistor,gate all-around nanosheet transistor,WFM patterning boundary control,multiple-Vt device scaling,advanced CMOS technology,conformal work function metal

AI 理解论文

溯源树

样例

生成溯源树，研究论文发展脉络

Chat Paper

正在生成论文摘要