Architecture of a Multi-Channel Data Streaming Device with an FPGA As a Coprocessor

Jerzy Nogiec, P. Thompson

Architecture of a Multi-Channel Data Streaming Device with an FPGA as a Coprocessor（2021）

Cited 1|Views6

AI Read Science

Must-Reading Tree

Example

Generate MRT to find the research sequence of this paper

Chat Paper

Summary is being generated by the instructions you defined