Understanding Retention Time Distribution in Buried-Channel-Array-Transistors (BCAT) under Sub-20-Nm DRAM Node—Part I: Defect-Based Statistical Compact Model
IEEE Transactions on Electron Devices（2024）
Key words
Buried-channel-array-transistor (BCAT),dynamic random access memory (DRAM),leakage,retention time
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined