Transferable Pre-Synthesis PPA Estimation for RTL Designs with Data Augmentation Techniques
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS（2025）
Key words
Data models,Layout,Timing,Data augmentation,Codes,Predictive models,Logic gates,power modeling,register-transfer level (RTL),timing analysis
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined