Co-Optimization of Circuit Aging and Thermal Resilience: Buffer Insertion and Gate Sizing
2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024（2024）
Key words
aging resilience,thermal resilience,buffer insertion,gate sizing
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined