Chrome Extension
WeChat Mini Program
Use on ChatGLM

A Sub-1-V Capacitively-Biased Voltage Reference with an Auto-Zeroed Buffer and a TC of 18-Ppm/° C

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS(2025)

Yonsei Univ | Delft Univ Technol | Univ Pittsburgh

Cited 0|Views6
Abstract
This brief presents a capacitively-biased CMOS voltage reference, which can operate from a sub-1V supply while achieving a low temperature coefficient (TC) and a competitive power-supply rejection ratio (PSRR). The reference voltage is generated by a capacitive bias circuit that provides a well-defined proportional-to-absolute-temperature (PTAT) bias current for a Delta Vth type reference that consists of two stacked MOSFETs with different threshold voltages. The generated output voltage is sampled by an auto-zeroed (AZ) buffer, which can drive capacitive loads up to 2 nF. Fabricated in a 65 nm CMOS process, the prototype voltage reference occupies 0.058 mm(2), including the AZ buffer and an on-chip timing generator. It outputs a reference voltage of 204.1 mV with a minimum supply voltage of 0.7 V. It achieves a TC of 18 ppm/degrees C from -40 degrees C to 85 degrees C and a PSRR of -75 dB at 100 Hz with only 200 mu V ripple.
More
Translated text
Key words
CMOS voltage reference,capacitively-bias circuit,sub-threshold voltage reference,CMOS analog design,sub-1-V,high-precision circuits
求助PDF
上传PDF
Bibtex
AI Read Science
AI Summary
AI Summary is the key point extracted automatically understanding the full text of the paper, including the background, methods, results, conclusions, icons and other key content, so that you can get the outline of the paper at a glance.
Example
Background
Key content
Introduction
Methods
Results
Related work
Fund
Key content
  • Pretraining has recently greatly promoted the development of natural language processing (NLP)
  • We show that M6 outperforms the baselines in multimodal downstream tasks, and the large M6 with 10 parameters can reach a better performance
  • We propose a method called M6 that is able to process information of multiple modalities and perform both single-modal and cross-modal understanding and generation
  • The model is scaled to large model with 10 billion parameters with sophisticated deployment, and the 10 -parameter M6-large is the largest pretrained model in Chinese
  • Experimental results show that our proposed M6 outperforms the baseline in a number of downstream tasks concerning both single modality and multiple modalities We will continue the pretraining of extremely large models by increasing data to explore the limit of its performance
Upload PDF to Generate Summary
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Related Papers
Data Disclaimer
The page data are from open Internet sources, cooperative publishers and automatic analysis results through AI technology. We do not make any commitments and guarantees for the validity, accuracy, correctness, reliability, completeness and timeliness of the page data. If you have any questions, please contact us by email: report@aminer.cn
Chat Paper

要点】:本文提出了一种能在亚1V供电下工作的电容偏置CMOS电压参考电路,具有低温度系数和优异的电源抑制比,通过自零缓冲器实现高精度输出。

方法】:采用电容偏置电路产生与绝对温度成比例的偏置电流,驱动具有不同阈值电压的两个堆叠MOSFETs,生成参考电压,并通过自零缓冲器进行输出。

实验】:该电压参考电路在65 nm CMOS工艺下制造,占用面积为0.058 mm²,包括自零缓冲器和片上定时生成器。实验结果显示,电路在最低0.7 V供电下输出204.1 mV的参考电压,温度系数为18 ppm/°C(-40°C至85°C范围内),在100 Hz时电源抑制比为-75 dB,纹波仅为200 μV。