An FPGA-based Binary Neural Network Accelerator with Enhanced Hardware Efficiency and Data Reuse
Microelectronics Journal（2025）
Key words
Binary neural network,FPGA circuit design,Accelerated computing,High-level synthesis (HLS)
AI Read Science
Must-Reading Tree
Example
Generate MRT to find the research sequence of this paper
Chat Paper
Summary is being generated by the instructions you defined