Adding Context to LLM-Guided Verilog Repair
2025 26th International Symposium on Quality Electronic Design (ISQED)（2025）
关键词
Time Step,Average Change,Fault Location,Simulation Tool,Main Experiment,Clear Instructions,Test Bench,Code Generation,Drawing Inspiration,Bug Fixes
AI 理解论文
溯源树
样例
生成溯源树，研究论文发展脉络
Chat Paper
正在生成论文摘要